The floating-point multiplication is one of the most basic and frequent digital signal processing operations, and its accuracy and throughput greatly decide the overall accuracy and throughput of the digital signal processors. Based on vectorizing a conventional double precision multiplier, we propose a multiple precision floating-point multiplier. It supports either one double precision multiplication for high accuracy or two parallel single precision multiplications for high throughput. The evaluation results show that the proposed multiplier is suitable for embedded DSPs. It consumes 8.9% less area than two single precision multipliers. Compared the configuration with a single precision multiplier and a double precision multiplier, the proposed multiplier consumes 30.1% less area.
Introduction
The emerging applications drive the Digital Signal Processors (DSPs) to convert to floating-point architectures [1, 2] . An efficient DSP design should provide both high computation accuracy and high computation throughput. Some applications, such as the medical image processing, radar signal processing and high definition audio, require very high computation accuracy to cover the large data set scopes or to reduce the propagated errors. The DSPs needs to support the double-precision floating point [1, 2] . On the other side, the traditional digital processing applications, including the video processing, utilize the single-precision floating point or fixed-point data sets. They require high computation throughput.
The multiplier is one of the crucial functional units; many signal processing operations, such as the division, square root, exponentiation and trigonometric functions, rely heavily on the multiplication. The multiplier's accuracy and throughput largely decide the DSP's overall computation accuracy and throughput. Moreover, the multiplier consumes much silicon area and its power overhead is non-negligible. Thus, an efficient DSP must optimize the design of the floating-point multiplier. We propose a floating-point multiplier capable of one double precision multiplication or two parallel single precision multiplications. Two observations have motivated this study.
Firstly, it the DSP only provides double precision floating-point multipliers for high computation accuracy, operand translations are required to support the single precision multiplications. The single precision operands must be translated to double precision format before the multiplication, and then the double precision result is translated back to the single precision format. These translation procedures essentially reduces the throughput of single precision multiplication.
Secondly, if the DSP provides both single precision and double precision floating-point multipliers, the silicon area and power overhead will dramatically increase. Since it is very rare that both precision multiplications are utilized simultaneously by one application at an certain time, this design also wastes the precious area and power budgets.
Inspired by the Single Instruction Multiple Data (SIMD) design used in the fixed-point function units, we propose a multiple-precision floating-point multiplier using essential the same hardware as a conventional double precision floating-point multiplier. The proposed multiplier is pipelined into two stages. It can perform either one double precision floating-point multiplication, or two parallel single precision floating-point multiplications.
The remainder of this paper is organized as follows: Section 2 reviews the research background and related works. Section 3 describes the overall architecture of the proposed multiple-precision floating-point multiplier. Section 4 focuses on the modification required for supporting the SIMD feature for particular modules. Then, the area and delay evaluation for the design are presented in Section 5. Finally, Section 6 concludes our contribution.
Background
Even et al. propose a floating-point multiplier which can perform both single precision and double precision operations [3] . It used an iterative strategy to support double precision multiplication, which was different from our SMID design methodology. Two dual precision floating-point multipliers are described in [4, 5] . The first design supports a quadruple precision multiplication or two simultaneous double precision multiplications [4] , and the second design supports a double precision multiplication or two simultaneous single precision multiplications [5] . They also use the iterative technique presented in [3] . Tan et al. shows an x86-compatible floating-point multiplier capable for performing the extended double precision or double precision or single precision multiplication [6] . They use two packed multipliers to support two parallel single operations and the iterative technique to support double and extended double precision multiplication [6] .
The merit of the iterative technology is that it can reduce the size of multiplication array. However, the iterative strategy decreases the throughput of double precision multiplication because it uses multiple passes to achieve the operation. Besides, some of the designs use non-Booth encoding algorithm, which couldn't reduce the partial product count.
The proposed multiple-precision multiplier is improved based on our previous research on SIMD adders [7] and multipliers [8] . It achieves both high computation accuracy and high computation throughput. The multiplier makes the following contributions. 1. It employs the SIMD methodology to improve the throughput of single precision multiplication for about two times. And it does not affect the throughput of double precision multiplication. 2. It uses the radix-4 Booth encoding algorithm to reduce partial product count without adding significant complexity to the control mechanism and hardware. The size of multiplication array is approximately equal to those multipliers using the iterative technology.
The overall architecture
This section gives the overall architecture of the proposed multiple precision multiplier. We first describe the working mode of the multiplier, and then we illustrate its architecture features. Finally, we discuss the exponent processing data path and the mantissa processing data path.
The working mode
The proposed multiplier is implemented for the IEEE 754 floating-point standard [9] . An IEEE 754 floating-point number consists of three fields: a sign field, a biased exponent field, and a mantissa field [9] . As shown in Fig. 1 , a double precision floating-point number has a 64-bit width, with a 1-bit sign field, a 11-bit biased exponent field, and a 52-bit mantissa field. A single precision floating-point number has a 32-bit width, with a 1-bit sign field, a 8-bit biased exponent field, and a 23-bit mantissa field. In our design, each double precision floating-point register can be used to store either one double precision number or two single precision numbers. Fig. 3 shows the block diagram of our proposed multiple precision floatingpoint multiplier. To simplify the figure, the sign bit processing and exception handling logics are not shown. Compared with a conventional double precision floating-point multiplier, the proposed multiple precision multiplier has the following architecture features.
Architecture features
• Working mode-dependent multiplexers. Some multiplexers, including MUX0-MUX5 in Fig. 3 , are controlled by the double signal. This signal indicates the current working mode, and the multiplier selects the appropriate precision operands correspondingly.
• Vectorized modules. Some modules in the multiplier are vectorized to support two parallel single precision floating-point multiplications.
These modules include the exponent adder, the partial product array, and the partial product reduction tree. • Two rounders. The rounder is hard to vectorized, and it is at the critical path. Thus, we leverage two rounder units in the multiplier to support two parallel single precision multiplications. The double precision multiplication only uses the first rounder.
• The compound adder. To reduce the delay of the rounding operation, the final addition in the rounder unit utilizes a compound adder to compute sum and sum + 1 simultaneously. Then the correct rounded result is selected according to the rounding requirements.
The data paths
From the horizontal direction, the proposed multiple-precision multiplier in Fig. 3 is mainly composed of two separate data paths, the exponent processing path and the mantissa processing path. From the vertical direction, the proposed multiple-precision multiplier includes two pipeline stages. The first pipeline stage performs 3:2 carry save addition for the exponents, and generates the partial product array for the mantissas. The partial product reduction is also performed in the first stage. The second pipeline stage performs the final addition and adjustment of the exponent. It also conducts the rounding of the mantissa. The multiplexer MUX0 and MUX1 choose the exponent portions from operands A and B according to the working mode. Similarly, the multiplexer MUX2 and MUX3 choose the appropriate mantissa portions. The multiplexer MUX4 chooses the exponent bias; it is '-127' for the single precision multiplication, and '-1023' for the double precision multiplication, respectively. The double signal, generated by the instruction control module, navigates these multiplexers.
The 3:2 carry save adder (CSA) compresses three data, two operands exponents and the exponent bias, into two data for the the following addition. The 16-bit subword parallel adder can perform either two parallel 8-bit additions for the single precision exponents or one 11-bit addition for the double precision exponent.
The mantissa processing employs the radix-4 Booth encoding algorithm, which can reduce the partial product count by half. The partial products, generated by the radix-4 Booth encoder module, are stored in the partial product array (PPA). As shown in Fig. 3 , when the multiplier performs two parallel single precision multiplications, partial products are stored in the shaded regions: sub-PPA Z1 and sub-PPA Z2. When the multiplier performs the double precision multiplication, all the sub-PPAs including Z1, Z2, Z3 and Z4 are used. The details of these partial products arrangement will be explained in Section 4.2.
As analyzed in Section 4.2, when performing two parallel single precision multiplications, there are some blank regions between the sub-PPA Z1 and sub-PPA Z2. These blank regions prevent the carries of the right partial products group from propagating into the left one; the reduction of the right partial product group and the left partial product group can be performed in parallel. We use the shared subtree method [10] to vectorize the scalar partial product reduction tree.
Because the rounder is on the critical path of the multiplier, the proposed multiplier leverage two rounder modules. The first rounder handles the double precision result or the first single precision result, and the second rounder handles the second single precision result. If the rounded results overflow, the multiplier normalizes them and adjusts the exponents accordingly.
The module design
This section delves into the detailed module design for the proposed multiplier. We first describe the partial product generation and arrangement mechanism. Then, we give the partial product reduction tree. Finally, we discuss the design of the rounder and the subword parallel adder.
Partial product generation
The partial products are generated with the radix-4 Booth encoding algorithm. This algorithm appends an additional bit, B[−1] = 0, to the right of multiplier operands rightmost bit. The number of partial products is n+1 2
for an n × n multiplication. The extra '1' in the expression is used to ensure that the last partial product is a positive multiple of the multiplicand. This is achieved by extending at least an extra zero to the left of the multiplier. ble precision and single precision multiplier operands, respectively. For the single precision multiplier operands, we extend two bits to form sufficient bit triplets, which are 13 triplets. For the double precision multiplier operand, we extend one bit to form 27 bit triplets [3] .
Fig. 4.
The additional bits and extended bits of multiplier operands.
The radix-4 Booth encoding algorithm selects the partial products from the set {2A, A, 0}. All these partial products are obtained by a shift or negation of the multiplicand. Negative multiples need to insert a hot 1 at the least significant bit. Since each working mode corresponds to a partial product set, the partial product generation scheme uses two levels of multiplexers. As shown in Fig. 5 , the first level multiplexers perform the operation mode selection, and the second level multiplexer perform the radix-4 Booth encoding selection. Each of the first level multiplexers MUX0, MUX1, MUX2, MUX3 and MUX4 corresponds to a particular partial product form. The 5:1 multiplexer MUX5 selects the final partial product output according to the radix-4 Booth encoding triplet.
We use the sign encoding strategy rather than the sign extension one to reduce the wire overhead for partial products. The sign encoding bits are of the form {p, n, n} for the first partial product, and {p} for the last partial product, and {1, p} for the remaining partial products; the n is the most significant bit of the partial product, and the p is the complement of n. To avoid inserting extra partial products for the sole purpose of adding hot 1s, the hot 1s are simply appended to the right end of the next partial product. Since the last partial product is always positive, it does not need to a hot 1.
Partial product arrangement
As mentioned in Section 3.3, when performing single precision operations, the multiplier arranges the partial products group of the first multiplication to the top right corner of the PPA and the partial products group of the second multiplication to the lower left corner of the PPA. The details of the arrangement are shown in Fig. 6 . The partial products group of each single precision multiplication is 48-bit length, and the partial products group of double precision multiplication is 106-bit length. Thus, the gap between the top right single precision partial products group and the lower left single precision partial products group is 10-bit length, which is sufficient to truncate the carry chain in the partial product reduction tree. Moreover, since each single precision multiplication generates 13 partial products and the double precision multiplication has 27 partial products, the proposed multiplier shares the top 13 and the bottom 13 partial products between single precision and double precision multiplications. The P P 13 is left only for the double precision multiplication.
Partial product reduction tree
The proposed multiplier uses the Wallace tree [11] to compress partial products. The Wallace tree has only Θ(log 2 n) reduction layers, and each layer has Θ(1) propagation delay. However, the scalar Wallace tree must be vectorized to support both two parallel single precision operations. As illustrated in Fig. 7 , using the shared subtree method proposed in [10] , the double precision reduction tree can be created from two single precision reduction trees with an extra 4:2 carry save adder (CSA). The first three levels of the reduction tree are used for the single precision multiplications. The left and right halves of these levels perform the first and the second single precision multiplication, respectively. Note that the fourth input of the 8 th 4:2 CSA unit is P P 13 for the double precision multiplication, and '0' for the single precision multiplication. The 13 th 4:2 CSA unit performs the extra reduction level needed for the double precision multiplication. The single final partial product pair 1 and pair 2 are concatenated by the concatenate unit to form a 106-bit length pair, which is linked to the multiplexer MUX0. This multiplexer selects the final partial product pair, 106-bit length sum and carry, according to the working mode.
Rounder
Since the rounding is on the critical path and it is hard to be vectorized, the proposed multiplier leverages two rounder units [12] . When performing the double precision multiplication, the multiplier uses the first rounder unit. When performing two single precision multiplications, the multiplier uses two rounder units in parallel. For performance reasons, rounding is preferably executed in parallel with carry propagate addition step [13] . Fig. 8 indicates the hardware model for the first rounder, and the structure of the second rounder is similar, except for a narrower bit width.
The full adder in the least significant bit position generates two empty slots in the least significant bit. And the half adders are used to create an empty slot to store the carry out signal of the 1-bit length full adder. The 54-bit compound adder calculates sum and sum + 1 in parallel. The multiplexer selects the final result according to the values of carry, round and sticky bits. When n = 1, the calculation of S and T is implemented as a half adder and a full adder, respectively.) Fig. 9 illustrates the overall structure of a compound adder. The compound adder is described with a recurrence hardware model. The compound adder in the first rounder has n = 54, and the compound adder in the second rounder has n = 26. To optimize the delay, we generally use k = n 2 . The compound adder is an asymptotically cheap design. Its delay is Θ(log 2 n), and its cost is Θ(n log 2 n).
The subword parallel adder
The exponent processing data path shown in Fig. 3 utilizes a subword parallel adder to perform one 11-bit addition for double precision multiplication, or two parallel 8-bit additions for single precision multiplications. Based on our previous research [7] , we choose the carry lookahead adder structure. Its calculation equation is shown in Equation (1) . The G i and P i are the generate and propagate signals, respectively. The generate signal indicates whether a carry signal is generated at the i th full-adder. The propagate signal indicates whether a carry-in of the i th full-adder is propagated to its carry-out. Fig. 10 illustrates the structure of a 16-bit carry lookahead adder (CLA). A 16-bit CLA consists of two-level lookahead carry generate (LCG) modules. The LCG 0 -LCG 3 are the first-level modules, which calculate the bit position generate and propagate signals. The LCG 4 is the second-level module, and it calculate the group generate and propagate signals. To support the two parallel 8-bit additions, we need to clear off the effect of the 7 th bit position's carry out. In particular, the calculation of the 8 th bit position is modified as shown in Equation (2) . When performing the parallel single precision multiplications, the double signal is '0'; the propagate signal P i is forced to '0'. Thus, the carry from lower 8-bit subword is prevented from affecting higher bit positions. The sum of the 8 th bit position uses the double signal to eliminate the input carrys effect as well.
Evaluations
We implement the proposed multiple-precision multiplier in RTL Verilog. For comparison, conventional single precision and double precision multipliers are also implemented. To be fair, each multiplier has been individually designed and implemented with the same design rules and performance enhancement techniques. For example, all multipliers use the radix-4 Booth encoding to reduce partial product counts. The correctness is verified through extensive simulations. The multipliers are synthesized for delay optimization in Design Compiler with a 65 nm standard cell library. The designs operate at 800 MHz under normal condition (1.2 V, 25 • C).
The area, in term of cell counts, and delay results are shown in Table I . The critical paths of all multipliers are at the first pipeline stage of the mantissa processing data path. Compared to the conventional double precision floating-point multiplier, our multiple-precision multiplier has 11.3% more area and 8.0% more delay. To support two parallel single precision multiplications, a conventional design uses two single precision multipliers. In this case, the proposed multiplier consumes 8.9% less area. Since the proposed multiplier can perform both double precision and single precision multiplications, we make another comparison with a double precision multiplier and a single precision multiplier; the proposed multiple-precision multiplier consumes 30.9% less area. Our design is suitable for low-cost embedded DSPs. 
Conclusion
We propose a multiple-precision floating-point multiplier capable of either one double precision multiplication or two parallel single precision multiplications. It provides both high computation accuracy and high computation throughput. To support two parallel single precision multiplications, the conventional double precision multiplier is vectorized or adding duplicated modules. The proposed multiplier uses the radix-4 Booth encoding algorithm to decrease the partial product count. It employs the shared subtree method to compress these partial products. The evaluation results show that the proposed multiplier is suitable for low-cost embedded DSPs.
